



Kuwait University  
2020

# ELECTRONICS III



**Memory Circuits**

**Chapter 16 - Part (1)**



**Eng. MohaMeD GHoNiM**

**96676657**



# MeMory circuit

## Latches:

Latches is a temporary storage device That has two stable states (Bi-stable), It's a basic form of memory.

\* ويتم تخزين المعلومات الرقمية في مخزن مؤقت (Temporary storage) وهذا للمخزن له وضعين استقرار (Bi-stable) إما أن يحمل القيمة 0 أو 1

## Filp Flop:


\* تستخدم أيضا في تخزين البيانات ولكن تختلف عن Latches في طريقة التخزين.

### Note That:

Both Devices are able to store binary information (0 or 1), but Latches don't need clock pulse to store

## Latches and flip-flops:

Latch consists of Two cross Coupled inverters  $G_1$  and  $G_2$  forming positive feedback.



which have Two stable states (Bistable).

• If  $X = \text{high} (V_{OH}) \rightarrow Y = \text{high} \therefore Z = \text{Low}$

so  $Z = W \rightarrow \text{Low} \therefore X = \text{High}$

High  $\leftarrow X$  *أول حالة مستقرة*

• If  $X = \text{Low} = Y \rightarrow \therefore Z = \text{high}$

$Z = W = \text{high} \rightarrow \therefore X = \text{Low}$

state can change only when Triggered

Flip flop = Latch + triggering device



which called "Asynchronous". However. flip flop need clock pulse to store information which called "synchronous"

Type of Memory circuit:

SR flip-flop:

The simple type of flip-flop is set/Reset (SR)

flip-flop.



# Truth Tables

Inputs		outputs	
S	R	$Q_{n+1}$	$\bar{Q}_{n+1}$
0	0	No change	
0	1	0	1
1	0	1	0
1	1	??	??

"Hold"


"Reset"

"set"

"Not used"  
invalid state

- ☞ If  $S=0$ ,  $R=1$  then the output  $Q$  will be forced to "0" while  $\bar{Q}$  will be forced to "1"
- ☞ If  $S=1$ ,  $R=0$  then the output  $Q$  will be forced to "1" while  $\bar{Q}$  will be forced to "0"
- ☞ If  $R=S=1$  both output nodes will be forced to "0" which conflict with the complementarity of  $Q$  and  $\bar{Q}$ .

SR Flip-Flop using two cross coupled NAND gates.



R	S	Q	$\bar{Q}$
0	0	not used	
0	1	0	1
1	0	1	0
1	1	Hold	

"Reset"


"set"

If  $S=1$  &  $R=0$  Then The output  $\bar{Q}$  forced to "1" and the output force  $G_1 \rightarrow Q=0$  (Reset)

If  $S=0$  &  $R=1$  Then the output  $Q$  forced to "1" and the output  $\bar{Q}=0$  (set)

If  $S=1$  &  $R=1$  The output will be Hold

# operation of The CMOS SR flip-flop:




The flip-flop is in "reset" state [  $Q = 0$  ,  $\bar{Q} = 1$  ] and we need to put it in "set" state.

$S = \text{High} = V_{DD}$  &  $R = \text{Low} = 0$

and  $\phi = \text{high} = V_{DD}$

So,  $Q_5$  &  $Q_6 \rightarrow \text{ON}$



- ❖ Electronics I
- ❖ Electronics II
- ❖ Electronics III



\* The voltage  $\bar{Q}$  will go down = 0 and this makes

The inverter [ $Q_3$  &  $Q_4$ ]  $\longrightarrow$   $Q = V_{DD} = \text{High}$

\* The output  $Q$  will feed the input for inverter of

[ $Q_1$  &  $Q_2$ ] and this causes output  $\bar{Q}$  to go down = 0

▣  $Q_5$  &  $Q_6$  used to pull the node  $\bar{Q}$  down to voltage below the threshold of ( $Q_3$  &  $Q_4$ ) inverter and this is essential for the regenerative process to begin.

So we should know the minimum (W/L) ratio that  $Q_5$  &  $Q_6$  must have to meet this requirement.

\* An estimate of the minimum width required for the set pulse can be obtained from  $V_{\bar{Q}}$  reduced from  $V_{DD}$  to  $V_{DD}/2$ , and  $V_{\bar{Q}}$  rise from zero to  $V_{DD}/2$

The CMOS SR flip-flop in Fig. 16.4 is fabricated in a 0.18- $\mu\text{m}$  process for which  $\mu_n C_{ox} = 4\mu_p C_{ox} = 300 \mu\text{A/V}^2$ ,  $V_m = |V_p| = 0.5 \text{ V}$ , and  $V_{DD} = 1.8 \text{ V}$ . The inverters have  $(W/L)_n = 0.27 \mu\text{m}/0.18 \mu\text{m}$  and  $(W/L)_p = 4(W/L)_n$ . The four NMOS transistors in the set-reset circuit have equal  $W/L$  ratios.



- (a) Determine the minimum value required for this ratio to ensure that the flip-flop will switch.
- (b) Also, determine the minimum width the set pulse must have for the case in which the  $W/L$  ratio of each of the four transistors in the set-reset circuit is selected at twice the minimum value found in (a). Assume that the total capacitance between each of the  $Q$  and  $\bar{Q}$  nodes and ground is 20 fF.

\* The flip-flop will switch from  $Q=0$  &  $V_{\bar{Q}} = V_{DD}$  (reset) to  $[Q=1 \text{ & } \bar{Q}=0]$  (set)

So  $Q_5$  and  $Q_6$  will be ON

$Q_1 \rightarrow$  off

$Q_2 \rightarrow$  ON



our task to find  $(\frac{W}{L})$  for  $Q_5$  and  $Q_6$


and  $\bar{Q} = V_{OL}$  is lower than  $\frac{V_{DD}}{2}$  [Threshold of  $Q_3, Q_4$ ]

$$(W/L) = \frac{1}{2} (W/L)_5 = \frac{1}{2} (W/L)_6$$

$$I_{Deq} = I_{D2}$$

\*  $V_{\phi} = 0$  to be set (1)

\*  $S = V_{DD}$  until  $V_{\phi} = \frac{V_{DD}}{2}$



↳ Threshold of Transistor

(For  $Q_2$ ):

$$V_{SD} = V_S - V_D = V_{DD} - \frac{V_{DD}}{2} = \frac{V_{DD}}{2} = \frac{1,8}{2} = 0,9$$

$$V_{SG} = V_S - V_G = V_{DD} - 0 = V_{DD}$$

$$\therefore V_{SD(sat)} = V_{SG} - |V_{tp}| = V_{DD} - 0,5 = 1,3 \text{ volt}$$

$\therefore V_{SD} < V_{SD(sat)} \longrightarrow$  Triode

$$\therefore I_{D2} = K_p \left(\frac{W}{L}\right) \left[ (V_{SG} - |V_{tp}|) V_{SD} - \frac{V_{SD}^2}{2} \right]$$


(For  $Q_5$  &  $Q_6$ ):

$$(W/L)_{eq} = \frac{1}{2} (W/L)_n$$

$$V_G = V_{DD}$$

$$V_S = 0$$

$$V_D = \frac{V_{DD}}{2}$$



$$\therefore V_{GS} = V_G - V_S = 1,8 \text{ V}$$

$$V_{DS} = V_D - V_S = \frac{V_{DD}}{2} - 0 = 0,9 \text{ Volt}$$

$$V_{DS(sat)} = V_{GS} - V_t = 1,8 - 0,5 = 1,3 \text{ Volt}$$

$\therefore V_{DS} < V_{DS(sat)} \quad \therefore$  Triode

$$\therefore I_{Deq} = K_n' \left(\frac{W}{L}\right)_{eq} \left[ (V_{GS} - V_t) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$I_{Deq} = I_{D2}$$

$$K_n' \left(\frac{W}{L}\right)_{eq} \left[ (V_{GS} - V_t) V_{DS} - \frac{V_{DS}^2}{2} \right] = K_p' \left(\frac{W}{L}\right)_p \left[ (V_{SG} - |V_t|) V_{SD} - \frac{V_{SD}^2}{2} \right]$$

$$\therefore 300 * \frac{1}{2} \left(\frac{W}{L}\right)_5 \left[ (1,8 - 0,5) \left(\frac{1,8}{2}\right) - 0,5 \left(\frac{1,8}{2}\right)^2 \right] = 75 \left(\frac{1,08}{0,18}\right) \left[ (1,8 - 0,5) \cdot \left(\frac{1,8}{2}\right) - 0,5 \left(\frac{1,8}{2}\right)^2 \right]$$

$$\therefore \left(\frac{W}{L}\right)_5 = 3 \quad \text{"The minimum Value"}$$


$$\therefore W = 3 * L = 3 * 0,18 = 0,54 \text{ } \mu\text{m}$$

$$\therefore \left(\frac{W}{L}\right)_5 = \left(\frac{W}{L}\right)_6 = \frac{0,54}{0,18}$$

(b) Determine the minimum width the set pulse must have  
 For the case in which the W/L ratio is twice the min. value  
 and  $C = 20$  ff.

\*  $T_{min} = t_{PHL} + t_{PLH}$


\*  $(\frac{W}{L})_S = (\frac{W}{L})_B = \frac{1,08}{0,18}$



$I_C + I_{D2} = I_{Deq}$

$I_C = I_{Deq} - I_{D2}$

at  $t=0$   $\phi$   $V_{\phi'} = V_{DD}$



For  $Q_2$ :

$V_S = V_{DD}$

$V_D = V_{\phi'} = V_{DD}$

$V_{SD} = V_S - V_D = 0$

$V_{SD_{sat}} = V_{SG} - |V_{tp}|$

$\therefore V_{SD} < V_{SD_{sat}}$   $Q_2$  Triode.

$I_D = K_p' (\frac{W}{L}) [(V_{SG} - V_{tp}) V_{SD} - \frac{V_{SD}^2}{2}]$

$$\text{but } V_{SD} = 0$$

$$\therefore I_{D2} = 0 \quad \therefore Q_2 = 0$$

For  $Q_{eq}$ :

$$V_D = V_{DD}$$

$$V_S = 0$$

$$V_G = V_{DD}$$

$$\therefore V_{GS} = V_G - V_S = V_{DD}$$

$$V_{DS} = V_D - V_S = V_{DD}$$

$$\therefore V_{DS_{sat}} = V_{GS} - V_t = V_{DD} - V_t$$

$$\therefore V_{DS} > V_{DS_{sat}} \quad \therefore \text{saturation.}$$

$$\therefore I_{Deq} = \frac{1}{2} K_n \left(\frac{W}{L}\right)_n (V_{GS} - V_t)^2$$

$$I_{Deq} = \frac{1}{2} * 300 * \frac{1}{2} \left(\frac{W}{L}\right)_{min} (1,8 - 0,5)^2$$

$$\rightarrow \left(\frac{1,08}{0,18}\right)$$

$$\therefore I_{Deq} = 760,5 \text{ MA}$$

$$\therefore I_c(0) = 760,5 \text{ MA}$$

$$t = t_{PHL} \quad \& \quad V_{Q'} = \frac{V_{DD}}{2}$$

Q<sub>2</sub>, Q<sub>eq</sub> are Trade

For Q<sub>2</sub>:

$$\therefore I_{D2} = K_p' \left(\frac{W}{L}\right) \left[ \underset{V_{DD}}{(V_{GS} - V_{TP})} V_{SD} - \frac{V_{SD}^2}{2} \right]$$

$$\therefore I_{D2} = 344,25$$

For Q<sub>eq</sub>:

$$\rightarrow \frac{1}{2} \left( \frac{1,08}{0,18} \right)$$

$$I_{Deq} = K_n' \left(\frac{W}{L}\right)_{eq} \left[ \underset{V_{DD}}{(V_{GS} - V_{TN})} \underset{\frac{V_{DD}}{2}}{V_{DS}} - \frac{V_{DS}^2}{2} \right]$$

$$\therefore I_{Deq} = 688,5$$

$$\therefore I_c(t_{PHL}) = 688,5 - 344,25 = 344,25 \text{ MA}$$

$$I_{c_{ave}} = \frac{I_c(0) + I_c(t_{PHL})}{2} = 552,4 \text{ MA}$$


$$t_{PHL} = \frac{C * \left(\frac{V_{DD}}{2}\right)}{I_{ave}} = 32,6 \text{ PS}$$

For t<sub>PLH</sub> (For output Q<sub>3</sub>, Q<sub>4</sub>)



$$V_Q = 0, \quad t = 0$$

$$V_Q = \frac{V_{DD}}{2}, \quad t = t_{PLH}$$




$$t_{PLH} = \frac{\alpha_p C}{K_p \left(\frac{W}{L}\right)_p V_{DD}}$$

$$\alpha_p = \frac{2}{\left[ \frac{1}{4} - \frac{3|V_{th}|}{V_{DD}} + \left(\frac{|V_{th}|}{V_{DD}}\right)^2 \right]}$$

$$\therefore \alpha_p = \frac{2}{1,75 - \frac{3 \cdot 0,5}{1,8} + \left(\frac{0,5}{1,8}\right)^2} = 2,01$$

$$\therefore t_{PLH} = \frac{2,01 \cdot 20 \cdot 10^{-15}}{75 \cdot 10^{-6} \cdot \left(\frac{1,08}{0,18}\right) \cdot 1,8} = 49,7 \text{ ps}$$

$$\therefore T_{min} = t_{PLH} + t_{PHL}$$



### Example

For the SR flip-flop find the minimum  $(\frac{W}{L})$  for both  $Q_5$  &  $Q_6$  so that switching is achieved when input  $S$  and  $\phi$  are at  $(\frac{V_{DD}}{2})$ .

when  $S \text{ \& } \phi = \frac{V_{DD}}{2}$

$\therefore Q_{eq} \quad V_{GS} = \frac{V_{DD}}{2}, \quad V_{DS} = \frac{V_{DD}}{2}$

$\therefore Q_{eq}$  in saturation.

for  $Q_2$ :

$$V_{SD} = V_{DD} - V_{\phi} = \frac{V_{DD}}{2}$$

$$V_{SG} = V_{DD}$$

$\therefore Q_2$  in Triode

$$\left(\frac{W}{L}\right)_{eq} = \frac{1}{2} \left(\frac{W}{L}\right)_{5,6}$$

$$I_{Deq} = I_{D2}$$

$$\frac{1}{2} K_n \left(\frac{W}{L}\right)_{eq} \left(\frac{V_{DD}}{2} - V_{TL}\right)^2 = K_p \left(\frac{W}{L}\right)_2 \left[ (V_{DD} - V_{\phi}) \frac{V_{DD}}{2} - \frac{1}{2} \left(\frac{V_{DD}}{2}\right)^2 \right]$$

$$\therefore \left(\frac{W}{L}\right)_5 = 14,34$$

$$\therefore W = L * 14,34$$

$$= 0,18 * 14,34$$


$$W = 2,58 \mu\text{m}$$

$$\therefore \left(\frac{W}{L}\right)_5 = \frac{2,58 \mu\text{m}}{0,18 \mu\text{m}}$$

clocked SR Flip-Flop: (Pass-Transistor)



[ 6T CMOS SR-Flip flop ]

19



2 D Flip-Flop circuit:

"Block Diagram"



The D Flip-Flops is consisted of two cascaded inverters with positive feedback loops.

\* at  $t$  less than zero (before working):

\*  $\phi$  Low, so D isolated from circuit

\* at  $t$  more than zero (during working):

\*  $\phi$  high  $\rightarrow$  (Feedback Loop will be open)


\* The output for  $G_1$  is  $\bar{D}$

and the output for  $G_2$  is  $D$

\* at  $t = t_1$

\*  $\phi$  Low  $\rightarrow$  (Feedback closed)


\* input isolated  $Q = D$



Note:



- \* no overlap between  $\phi$  &  $\phi'$
- \* we can change input but we can't change output.

# D Flip-Flop (Master-Slave) :



two cascaded D Flip-flop to abide overlap between  $\phi$  and  $\phi'$  so we used  $\phi_1$  and  $\phi_2$

**Note That:**



15  
→ Master-Slave Flip-Flop no overlap.

operation For Master-Slave Flip Flop:

a Case 1:

\*  $\phi_1$  high,  $\phi_2$  Low

input Data D transfered to output of Master to Slave

b Case 2:

\*  $\phi_1$  Low and  $\phi_2$  high

Master Isolated From input Line

c Case 3:

\*  $\phi_1 = \text{High}$ ,  $\phi_2 = \text{Low}$  (it's happen during non overlap)

No change in output





Figure below shows a commonly used circuit of a D flip-flop that is triggered by the negative-going edge of the clock  $\phi$ .

- For  $\phi$  high, what are the values of  $\bar{Q}$  and  $Q$  in terms of  $D$ ? Which transistors are conducting?
- If  $D$  is high and  $\phi$  goes low, which transistors conduct and what signals appear at  $\bar{Q}$  and at  $Q$ ? Describe the circuit operation.
- Repeat (b) for  $D$  low with the clock  $\phi$  going low.
- Does the operation of this circuit rely on charge storage?



(a)  $\phi = \text{High}$

\*  $Q_5$  &  $Q_6$  will be ON [High signal applied to gate]

\*  $Q_2$  will be off

\*  $D$  the input for  $G_2$ , so  $\bar{Q} = \bar{D}$  and  $Q = D$

\* IF :  $D = \text{High}$   $Q_1$  ON &  $Q_4$  off

$D = \text{Low}$   $Q_1$  off &  $Q_4$  ON

(b)  $\phi = \text{Low}$   
 $D = \text{High}$

\*  $Q_2$  &  $Q_3$  ON

\*  $Q_5$  &  $Q_6$  off , SO  $G_2$  is High

$\therefore \bar{Q} = \text{Low}$  and  $Q = \text{High}$

\*  $Q_1$  ON &  $Q_4$  off

(c)  $\phi = \text{Low}$   
 $D = \text{Low}$

\*  $Q_5$  &  $Q_6$  off

\*  $Q_2$  &  $Q_3$  ON

\* If  $D$  is Low  $G_2$  is Low ,  $\bar{Q}$  is High  
 and  $Q$  is Low

\*  $Q_1$  off &  $Q_4$  ON