



Kuwait University
2020

ELECTRONICS III



PSEUDO-NMOS Logic Circuits

Chapter 15 - Part (2)



Eng. MohaMeD GHoNiM

96676657





Pass - Transistor Logic circuit:

(NMOS)

$V_{tn} > 0$ (+ve)

$V_{GS} = V_G - V_S$



* For NMOS V_{GS} should be more than V_t to be ON

* So to work $V_G = V_{DD}$ From clock

$\therefore V_G = 0$ (NMOS off)

$V_G = V_{DD}$ (NMOS ON)


* In NMOS The Drain Take The max. Volt

* $C_L \rightarrow$ gate capacitance

IF $V_{in} = \text{high} :$

$V_{GS} > V_t$

* C_L will charge




So The capacitor will charge till $V_{DD} - V_t$ at this time

* $V_{GS} = V_G - V_S = V_{DD} - V_{DD} + V_t = V_t$


For $V_{in} = \text{Low}$:

* If $V_G = \text{Low}$
The switch will be off



* If $V_G = \text{high}$

The capacitor will discharge in this case



وقتی V_{GS} و V_{GS} در تمام مدار

$V_{GS} = V_G - V_S = V_{DD} - 0 = V_{DD}$

So The capacitor will discharge till to zero.

In NMOS:

The charge go to $(V_{DD} - V_t)$

"Weak 1" " V_{OH} "


The Discharge go to (zero)

"Strong 0" " V_{OL} "

* For PMOS :

$$V_{SG} = V_S - V_G$$

So to work The clock should be Low (Zero)



$V_{tp} < 0$ (-ve) * in PMOS The source take The max. Volt.


For $V_{in} = \text{high}$

In PMOS The source take The higher Voltage

$$\text{So } V_{SG} = V_{DD} - 0 = V_{DD} \quad (\text{ON})$$

The capacitor will charge to V_{DD}

$V_{in} = \text{Low}$



The capacitor will Discharge until reaching $-V_{tp}$


Strong 1 to weak zero

pass-Transistor Logic circuits


1. N-Mos pass-Trans. Logic:

output = AB

A	B	output
0	0	0
0	1	0
1	0	0
1	1	1




$y = A \cdot B + 0 \cdot B = AB$




2. P-Mos Pass-Trans. Logic:

output = A * (0) = A




output = A * B̄



Example:

Q



$$Y = A * B + B * \bar{B}$$

$$\therefore Y = AB$$

$$Z = \bar{A}B + \bar{B}\bar{B}$$


$$\therefore Z = \bar{A}B + \bar{B}$$

$$Z = \overline{(A + \bar{B})}B$$

$$Z = \overline{AB + B\bar{B}}$$

$$Z = \overline{AB}$$

B



$$Y = A\bar{B} + BB$$

$$Y = A\bar{B} + B$$


$$\therefore Y = (\bar{A} + B)\bar{B} = \bar{A}\bar{B} + B\bar{B}$$

$$\therefore Y = A + B \text{ (OR)}$$

$$Z = \bar{A}\bar{B} + \bar{B}B$$

$$Z = \overline{A+B} \text{ (NoR)}$$



C



$$Y = A\bar{B} + \bar{A}B \text{ (XOR)}$$

$$Z = \bar{A}\bar{B} + AB \text{ (XNoR)}$$

CMOS Transmission Gate:




In NMOS T.G :

$$V_{omax} = C - V_{tn}$$

$$V_{omin} = 0$$

and $V_{in} = V_o$ when $C = 1$



$$y = \bar{A}B + A\bar{B}$$

(XOR)

For CMOS pass gate:

* For $V_{in} = \text{high}$

For NMOS

$$C_L = V_{DD} - V_t$$


For PMOS

$$C_L = V_{DD}$$

* For $V_{in} = \text{Low}$

NMOS $V_o = 0$


PMOS $V_o = -V_{tp}$



So in CMOS give strong 0 & strong 1

operation with CMOS: (as switch)

a The input going to High:



* For NMOS:

$V_D = V_G = V_{DD} \therefore$ MOSFET always in sat.

$V_{GS} = V_G - V_S = V_{DD} - V_o$

$\therefore I_{DN} = \frac{1}{2} K_n (V_{GS} - V_{tn})^2$

$\therefore I_{DN} = \frac{1}{2} K_n (V_{DD} - V_o - V_{tn})^2$

and The Body effect appear on V_{tn}

For PMOS:

$$V_{SG} = V_S - V_G = V_{DD} - 0 = V_{DD}$$

$$V_{SD} = V_{DD} - V_O$$

* so no body effect ($V_S = V_{DD}$) constant.

current in saturation:

For sat. $V_{SD} \gg V_{SG} - |V_{tp}|$

$$\therefore (V_{DD} - V_O) \gg V_{SG} - |V_{tp}|$$

$$\therefore V_{DD} - V_O \gg V_{DD} - |V_{tp}|$$

$$\therefore V_O \leq |V_{tp}|$$

So the current in Triode:

$$V_O > |V_{tp}|$$

To tal charge current:

$$I_{charge} = I_{DN} + I_{DP} \quad \text{until } V_O = (V_{DD} - V_{tn})$$

If ($V_O > V_{DD} - V_{tn}$): Q_N will be off


Q_P ON Till $V_O = V_{DD}$

Q The input going to high: (t_{PLH})

* $t = 0$

⊙ For Q_N :

$V_o = 0$
 $V_{DS} = V_{DD}$
 $V_{GS} = V_{DD}$



$\therefore I_{DN}(0) = \frac{1}{2} K_n (V_{DD} - V_{Tn})^2$

* (No body effect)

$V_{Tn} = V_{T0}$

⊙ For Q_P :

$V_{SG} = V_{DD} - 0$

$V_{SD} = V_{DD} - 0$

\therefore MOSFET in saturation as $V_{SG} = V_{SD}$

$\therefore I_{DP}(0) = \frac{1}{2} K_p (V_{DD} - |V_{Tp}|)^2$

* (No body effect)

$|V_{Tp}| = V_{Tn}$

* $t = t_{PLH}$

$V_o = \frac{V_{DD}}{2}, \quad t = t_{PLH}$

⊙ For Q_N :

$V_o = V_S = \frac{V_{DD}}{2}, \quad V_{GS} = V_{DD} - V_o = \frac{V_{DD}}{2}$

$$I_{DN}(t_{PLH}) = \frac{1}{2} K_n (V_{DD} - V_o - V_{tn})^2$$

Body effect appar:

$$V_{tn} = V_{tn0} + \gamma \left(\sqrt{\frac{V_{DD}}{2} + 2\phi_F} - \sqrt{2\phi_F} \right)$$

for Q_p :

$$V_{SG} = V_{DD} - 0$$

$$V_{SD} = V_{DD} - \frac{V_{DD}}{2} = \frac{V_{DD}}{2}$$

$V_{SD} < V_{SG} - |V_{tp}|$ $\therefore Q_p$ in Triode

$$I_{DP}(t_{PLH}) = K_p \left[(V_{DD} - |V_{tp}|) \left(\frac{V_{DD}}{2} \right) - \left(\frac{V_{DD} - V_o}{2} \right)^2 \right]$$

PMOS has no body effect.


$$\therefore |V_{tp}| = V_{tn0}$$

$$I_{ave} = \frac{I_{DN}(t_{PLH}) + I_{DP}(t_{PLH}) + I_{DN}(0) + I_{DP}(0)}{2}$$

$$t_{PLH} = \frac{C * \frac{V_{DD}}{2}}{I_{ave}}$$

$$I_{charge} = I_{DN}(t_{PLH}) + I_{DP}(t_{PLH})$$

b The input going to Low: (t_{PHL})



* at $t=0$

Q_N & Q_P are ON

- ⊙ Q_N has no body effect ($V_S = V_B = 0$)
- ⊙ Q_P has body effect ($V_S = V_o$) varying from V_{DD} to zero

$$V_{Lp} = |V_{tp}| + \gamma \left[\sqrt{|V_{DD} - V_o| + 2\phi_f} - \sqrt{2\phi_f} \right]$$

and Q_P stop conducting at $V_o = |V_{tp}|$

Q_N conduct till $V_i = 0 = V_{OL}$

t_{PHL} :

* at $t=0$ (Q_N) in "sat."

$$V_o = V_{DD}$$

$$V_{DS} > V_{GS} - V_t$$

$$V_{DD} > V_{DD} - V_t$$

↳ no body effect ($V_S = 0$)

$$I_{DN}(0) = \frac{1}{2} K_n \left(\frac{W}{L}\right) (V_{DD} - V_t)^2$$

For (Q_P)

$$V_{SD} > V_{SG} - |V_{tP}|$$

$$V_{DD} > V_{DD} - |V_{tP}|$$

$$\therefore I_{DN}(0) = \frac{1}{2} K_n (V_{DD} - V_t)^2$$

$$I_{DP}(0) = \frac{1}{2} K_p (V_{DD} - V_t)^2$$

$$I_{charge}(0) = I_{DN}(0) + I_{DP}(0)$$

* at $t = t_{PHL}$

$$V_o = \frac{V_{DD}}{2}$$

⊙ For Q_N :

$$V_{DS} < V_{GS} - V_T \quad \longrightarrow \text{no body effect}$$

$$\frac{V_{DD}}{2} < V_{DD} - V_T.$$

at Triode

$$\therefore I_{DN}(t_{PHL}) = k_n' \left(\frac{W}{L}\right) \left[(V_{DD} - V_T) \frac{V_{DD}}{2} - \frac{1}{2} \left(\frac{V_{DD}}{2}\right)^2 \right]$$

⊙ For Q_P :

$$V_{SD} > V_{SG} - |V_{TP}|$$

$$\frac{V_{DD}}{2} > \frac{V_{DD}}{2} - |V_{TP}|$$

\longrightarrow with body effect

at sat.

$$V_T = V_{top} + \gamma \left[\sqrt{V_{BS} + 2\phi_F} - \sqrt{2\phi_F} \right]$$

$$\text{and } V_{BS} = V_{DD} - \frac{V_{DD}}{2} = \frac{V_{DD}}{2} = V_o$$

$$I_{DP}(t_{PHL}) = \frac{1}{2} K_P \left(\frac{V_{DD}}{2} - |V_{TP}| \right)^2$$

$$* I_{ave} = \frac{I(0) + I(t_{PHL})}{2} \quad \text{or} \quad t_{PHL} = C \frac{V_{DD}/2}{I_{ave}}$$

The transmission gate of Fig. 15.21(a) and 15.21(b) is fabricated in a CMOS process technology for which $k'_n = 50 \mu\text{A}/\text{V}^2$, $k'_p = 20 \mu\text{A}/\text{V}^2$, $V_m = |V_{tp}|$, $V_{t0} = 1 \text{ V}$, $\gamma = 0.5 \text{ V}^{1/2}$, $2\phi_f = 0.6 \text{ V}$, and $V_{DD} = 5 \text{ V}$. Let Q_N and Q_P be of the minimum size possible with this process technology, $(W/L)_n = (W/L)_p = 4 \mu\text{m}/2 \mu\text{m}$. The total capacitance at the output node is 70 fF . Utilize as many of the results of Example 15.3 as you need.

- What are the values of V_{OH} and V_{OL} ?
- For the situation in Fig. 15.21(a), find $i_{DN}(0)$, $i_{DP}(0)$, $i_{DN}(t_{PLH})$, $i_{DP}(t_{PLH})$, and t_{PLH} .
- For the situation depicted in Fig. 15.21(b), find $i_{DN}(0)$, $i_{DP}(0)$, $i_{DN}(t_{PHL})$, $i_{DP}(t_{PHL})$, and t_{PHL} . At what value of v_o will Q_p turn off?
- Find t_p .

$$(a) \quad V_{OH} = V_{DD} = 5 \text{ V}$$

$$V_{OL} = 0$$

(b)

at $t=0$


$$\begin{aligned} I_{DP}(0) &= \frac{1}{2} K_p' \left(\frac{W}{L}\right)_p (V_{DD} - V_{tP})^2 \\ &= \frac{1}{2} * 20 * \frac{4}{2} (5 - 1)^2 \end{aligned}$$

$$I_{DP}(0) = 320 \mu\text{A}$$

$$\begin{aligned} I_{DN}(0) &= \frac{1}{2} K_n' \left(\frac{W}{L}\right)_n (V_{DD} - V_{t0})^2 \\ &= \frac{1}{2} * 50 * \frac{4}{2} (5 - 1)^2 \end{aligned}$$

$$= 800 \mu\text{A}$$

$$I_C(0) = I_{DP}(0) + I_{DN}(0) = 1120 \mu\text{A} \quad \rightarrow \textcircled{1}$$



V_{tn} :

$$V_{tn} = V_{t0} + \gamma \left[\sqrt{V_0 + 2\phi_f} - \sqrt{2\phi_f} \right]$$

$$= 1 + 0,5 \left[\sqrt{\frac{5}{2} + 0,6} - \sqrt{0,6} \right]$$

$$V_{tn} = 1,493 \text{ V}$$

$$I_{DN} (t_{PLH}) = \frac{1}{2} K_n (V_{DD} - V_0 - V_{tn})^2$$

$$= \frac{1}{2} * 100 (5 - 2,5 - 1,493)^2$$

$$= 50,7 \text{ } \mu\text{A}$$

 V_{tp} :

$$|V_{tp}| = V_{tn} = 1,493 \text{ V}$$

$$I_{DP} (t_{PLH}) = K_p \left[(V_{DD} - V_t)(V_{DD} - V_0) - \frac{(V_{DD} - V_0)^2}{2} \right]$$

$$= 20 * \frac{4}{2} \left[(5-1) \frac{5}{2} - \frac{1}{2} * \left(\frac{5}{2}\right)^2 \right]$$

$$= 275 \text{ } \mu\text{A}$$

$$I_C (t_{PLH}) = 50 + 275 = 325 \text{ } \mu\text{A}$$

$$I_{C \text{ avg}} = \frac{1120 + 325}{2} = 722,5 \text{ } \mu\text{A}$$

$$t_{PLH} = \frac{C \left(\frac{V_{DD}}{2} \right)}{I_{Cave}}$$

$$= \frac{70 \text{ fF} * 2,5}{772,5 * 10^{-6}} = 0,24 \text{ ns}$$

(C)

$$I_{DN}(0) = \frac{1}{2} K_n' \left(\frac{W}{L} \right) (V_{DD} - V_{t0})^2$$

$$= \frac{1}{2} * 50 * \frac{4}{2} (5 - 1)^2$$

$$= 800 \text{ } \mu\text{A}$$

$$I_{DP}(0) = \frac{1}{2} K_p' \left(\frac{W}{L} \right)_p (V_{DD} - V_{t0})^2$$

$$= \frac{1}{2} * 20 * \frac{4}{2} (5 - 1)^2$$



$$= 320 \text{ } \mu\text{A}$$

$$\therefore I_C(0) = I_{DP}(0) + I_{DN}(0) = 1120 \text{ } \mu\text{A}$$

at $t = t_{PHL}$

$$I_{DN}(t_{PHL}) = K_n' \left(\frac{W}{L} \right) \left[(V_{DD} - V_{t0}) \frac{V_{DD}}{2} - \frac{(V_{DD})^2}{2} \right]$$

$$= 688,2 \text{ } \mu\text{A}$$



V_{tp} :

$$\begin{aligned} |V_{tp}| &= V_{t0} + \gamma \left[\sqrt{V_{DD} - V_o + 2\phi_f} - \sqrt{2\phi_f} \right] \\ &= 1 + 0,5 \left[\sqrt{5 - 0 + 0,6} - \sqrt{0,6} \right] \\ &= 1,49 \text{ V} \end{aligned}$$

$$\begin{aligned} I_{DP}(t_{PHL}) &= \frac{1}{2} * 20 * \frac{4}{2} (2,5 - 1,49)^2 \\ &= 20 \mu\text{A} \end{aligned}$$

$$I_c(\text{ave}) = \frac{1120 + 708}{2} = 914 \mu\text{A}$$

$$t_{PHL} = \frac{C * \frac{V_{DD}}{2}}{I_{\text{ave}}} = 0,192 \text{ ns}$$

❏ The transistor Q_p will be off when the output voltage is $V_o = |V_{tp}|$

$$|V_{tp}| = V_{t0} + \gamma \left[\sqrt{V_{DD} - |V_{tp}| + 2\phi_f} - \sqrt{2\phi_f} \right]$$

$$(|V_{tp}| - 1 + \frac{1}{2}\sqrt{0,6})^2 = \frac{1}{2} (5 - |V_{tp}| + 0,6)$$

$$(|V_{tp}|)^2 - 0,976|V_{tp}| - 1,024 = 0$$

$$\infty |V_{TP}| = 1,6V$$

$$(d) t_p = \frac{t_{PHL} + t_{PLH}}{2}$$

$$= \frac{0,24 + 0,19}{2}$$

$$t_p = 0,22 \text{ nS}$$

Consider the NMOS transistor switch in the circuits of Figs. 15.17 and 15.18 to be fabricated in a technology for which $\mu_n C_{ox} = 50 \mu A/V^2$, $\mu_p C_{ox} = 20 \mu A/V^2$, $|V_{t0}| = 1 V$, $\gamma = 0.5 V^{1/2}$, $2\phi_f = 0.6 V$, and $V_{DD} = 5 V$, where ϕ_f is a physical parameter. Let the transistor be of the minimum size for this technology, namely, $4 \mu m/2 \mu m$, and assume that the total capacitance between the output node and ground is $C = 50 fF$.

- For the case with v_i high (Fig. 15.17), find V_{OH} .
- If the output feeds a CMOS inverter whose $(W/L)_p = 2.5(W/L)_n = 10 \mu m/2 \mu m$, find the static current of the inverter and its power dissipation when its input is at the value found in (a). Also find the inverter output voltage.
- Find t_{PLH} .
- For the case with v_i going low (Fig. 15.18), find t_{PHL} .
- Find t_p .

$$(a) \quad V_{OH} = V_{DD} - V_t$$

$$V_t = V_{t0} + \gamma \left[\sqrt{V_{OH} + 2\phi_f} - \sqrt{2\phi_f} \right]$$

$$V_t = V_{t0} + \gamma \left[\sqrt{V_{DD} - V_t + 2\phi_f} - \sqrt{2\phi_f} \right]$$

$$V_t = 1 + 0.5 \left[\sqrt{5 - V_t + 0.6} - \sqrt{0.6} \right]$$

$$\therefore V_t = 1.6 \text{ Volt}$$

$$\therefore V_{OH} = V_{DD} - 1.6 = 3.4 \text{ V}$$




Fig (15.17)

$$(b) \quad I_{DP} = \frac{1}{2} K_p \left(\frac{W}{L}\right)_p (V_{DD} - V_{OH} - V_t)^2$$

$$= \frac{1}{2} * 20 * \frac{10}{2} (5 - 3.4 - 1)^2 = 18 \mu A$$

$$\begin{aligned}
 P_0 &= I_{Dp} V_{DD} \\
 &= 5 * 18 \\
 &= 90 \mu W
 \end{aligned}$$

(c) at $t=0$ at $t=t_{PLH}$

$$V_0 = 0$$

$$V_0 = 2,5$$

$$V_t = V_{t0} = 1V$$

$$V_t = ??$$

$$I_D(0) = \frac{1}{2} * 50 * \frac{4}{5} (5-1)^2 = 800 \mu A$$

$$V_t(\text{at } V_0 = 2,5) = 1 + 0,5(\sqrt{2,6+0,6} - \sqrt{0,6}) = 1,49V$$

$$I_D(t_{PLH}) = \frac{1}{2} * 50 * \frac{4}{5} (5-2,5-1,49)^2 = 50 \mu A$$

$$\therefore I_{D_{ave}} = \frac{800 + 50}{2} = 425 \mu A$$

$$\therefore t_{PLH} = \frac{C * (\frac{V_{DD}}{2})}{I_{D_{ave}}} = \frac{50 * 10^{-15} * 2,5}{425 * 10^{-6}} = 0,29 ns$$

(d)

$$I_D(0) = \frac{1}{2} * 50 * \frac{4}{5} (5-1)^2 = 800 \mu A$$

$$V_t = V_{t0}$$

at $t = t_{PHL}$ Q in triode

$$I_D(t_{PHL}) = 50 + \frac{4}{2} \left[(5-1)2,5 - \frac{2,5^2}{2} \right]$$

$$= 688 \mu A$$

$$\therefore I_{D_{ave}} = \frac{800 + 688}{2} = 744 \mu A$$

$$t_{PHL} = \frac{50 \times 10^{-15} \times 2,5}{744 \times 10^{-6}} = 0,17 \text{ ns}$$

$$(e) t_p = \frac{t_{PHL} + t_{PLH}}{2} = 0,23 \text{ ns}$$

Example:

a Transmission gate circuit is fabricated in CMOS process technology for which $k_n' = 4k_p' = 300 \mu\text{A}/\text{V}^2$

$$|V_{t0}| = 0,5 \text{ Volt}$$

$$\gamma = 0,3$$

$$2\phi_f = 0,85 \text{ V}$$

$$V_{DD} = 1,8 \text{ Volt}$$

Let Q_n & Q_p have $(W/L)_n = (W/L)_p = 1,5$ and the total capacitance at the output node is 15 fF.

(a) What are the value of V_{OH} and V_{OL} .

$$V_{OH} = V_{DD} = 1,8 \text{ V}$$

$$V_{OL} = 0$$

(b) Find $I_{DN}(0)$, $I_{DP}(0)$, $I_{DN}(t_{PHL})$, $I_{DP}(t_{PHL})$ & t_{PHL}

$$I_{DN}(0) = \frac{1}{2} k_n' \left(\frac{W}{L}\right) (V_{DD} - V_t)^2$$

$$\therefore I_{DN}(0) = 380,3 \mu\text{A}$$

$$I_{DP}(0) = \frac{1}{2} k_p' \left(\frac{W}{L}\right) (V_{DD} - |V_{t1}|)^2 = 95,1 \mu\text{A}$$

$$t = t_{PLH} \quad \& \quad V_0 = \frac{V_{DD}}{2}$$

$$V_{tn} \text{ (Body effect)} = V_{tn0} + \gamma \left[\sqrt{\frac{V_{DD}}{2} + 2\phi_F} - \sqrt{2\phi_F} \right]$$

$$\therefore V_{tn} = 0,62 \text{ Volt}$$

$$I_{DN}(t_{PLH}) = \frac{1}{2} K_n \left(V_{DD} - \frac{V_{DD}}{2} - V_t \right)^2$$

$$\therefore I_{DN}(t_{PLH}) = 17,69 \text{ mA}$$

$$I_{DP}(t_{PLH}) = K_p' \left(\frac{W}{L} \right) \left[V_{DD} - V_t \right] \left(\frac{V_{DD}}{2} \right) - \frac{1}{2} \left(\frac{V_{DD}}{2} \right)^2$$



$$= 86,1 \text{ mA} \quad \left(\frac{V_{DD}}{2} > |V_{tP}| \right) \text{ Triode}$$

$$\therefore I_{Davg} = \frac{I_{DN}(0) + I_{DP}(0) + I_{DN}(t_{PLH}) + I_{DP}(t_{PLH})}{2}$$
$$= 290 \text{ mA}$$

$$\therefore t_{PLH} = \frac{C * V_{DD}/2}{I_{Davg.}} = 0,047 \text{ ns}$$

clock CMOS (Dynamic CMOS):

- * $V_{OH} = V_{DD}$
- * $V_{OL} = 0$
- * to Avoid static power dissipation
- * to get strong zero



- * $\phi = 0$ (disable) (precharge) [charge the capacitor]

V_o reach (rise) to its high level $V_{OH} = V_{DD}$ and V_o didn't depend on the input state.

$Q_p \rightarrow ON$

$Q_e \rightarrow off$

* $\phi = 1$ (evaluation) "read" [discharge the capacitor]

V_o depends on the input state



$\phi_p \rightarrow$ off

$\phi_e \rightarrow$ ON



* between input / output

(E_{PHL}) may be calculated

(E_{PLH}) = 0 V_o precharge at V_{DD}




Dynamic NAND Gate:





$$y = \overline{ABC}$$

For precharge: ($\phi = 0$)



Evaluation: ($\phi = 1$)





$$\left(\frac{w}{L}\right)_{eq} = \frac{1}{4} \left(\frac{w}{L}\right)$$

to Find t_{PLH} :

$$t_{PHL} = \frac{C \Delta V}{I_{ave}} = \frac{\frac{1}{2} C * V_{DD}}{I_{ave}}$$

to Find t_{PHL} :




at $t=0 \rightarrow V_o = 0$





Consider the four-input, dynamic logic NAND gate shown in Fig. 15.29(a). Assume that the gate is fabricated in a 0.18- μm CMOS technology for which $V_{DD} = 1.8\text{ V}$, $V_t = 0.5\text{ V}$, and $\mu_n C_{ox} = 4\mu_p C_{ox} = 300\ \mu\text{A/V}^2$. To keep C_L small, NMOS devices with $W/L = 0.27\ \mu\text{m}/0.18\ \mu\text{m}$ are used (including transistor Q_e). The PMOS precharge transistor Q_p has $W/L = 0.54\ \mu\text{m}/0.18\ \mu\text{m}$. The total capacitance C_L is found to be 20 fF.

- (a) Consider the precharge operation [Fig. 15.29(b)] with the gate of Q_p at 0 V, and assume that at $t = 0$, C_L is fully discharged. Calculate the rise time of the output voltage, defined as the time for v_Y to rise from 10% to 90% of the final voltage V_{DD} .
- (b) For $A = B = C = D = 1$, find the value of t_{PHL} .



(a)

$$V_Y = 0,1 V_{DD} = 0,18V$$

Q_p will operate in Sat.

$$\begin{aligned} I_D(0,1V_{DD}) &= \frac{1}{2} K_p' \left(\frac{W}{L}\right)_p (V_{DD} - |V_{tp}|)^2 \\ &= \frac{1}{2} * 75 * \frac{0,54}{0,18} (1,8 - 0,5)^2 \\ &= 190,1 \mu A \end{aligned}$$

at $V_Y = 0,9 V_{DD} = 1,62$

Q_p will be in Triode

$$\begin{aligned} I_D(0,9V_{DD}) &= K_p \left(\frac{W}{L}\right)_p \left[(V_{DD} - |V_{tp}|)(V_{DD} - 0,9V_{DD}) - \frac{(V_{DD} - 0,9V_{DD})^2}{2} \right] \\ &= 49 \mu A \end{aligned}$$

$$\therefore I_{ave} = \frac{190,1 + 49}{2} = 119,6 \mu A$$

The rise time t_r will be

$$t_r = \frac{C \Delta V_Y}{I_{ave}} = \frac{C(0,9 - 0,1)V_{DD}}{I_{ave}}$$

$$t_r = 0,24 ns$$

(b) When $A=B=C=D=1$ all NMOS will be conducting during evaluation phase.

$$Q_{eq} = \left(\frac{W}{L}\right)_{eq} = \frac{1}{5} \left(\frac{W}{L}\right) = \frac{1}{5} * 1,5 = 0,3$$

at $v_Y = V_{DD} \rightarrow Q_{eq}$ will be operating in sat.

$$\begin{aligned} I_D(V_{DD}) &= \frac{1}{2} K_n' \left(\frac{W}{L}\right)_{eq} (V_{DD} - V_t)^2 \\ &= \frac{1}{2} * 300 * 0,3 (1,8 - 0,5)^2 \\ &= 76,1 \mu A \end{aligned}$$


at $v_Y = \frac{V_{DD}}{2}$ Q_{eq} will be operating in triode

$$\begin{aligned} I_D\left(\frac{V_{DD}}{2}\right) &= K_n' \left(\frac{W}{L}\right)_{eq} \left[(V_{DD} - V_t) \frac{V_{DD}}{2} - \frac{1}{2} \left(\frac{V_{DD}}{2}\right)^2 \right] \\ &= 300 * 0,3 \left[(1,8 - 0,5) \left(\frac{1,8}{2}\right) - \frac{1}{2} \left(\frac{1,8}{2}\right)^2 \right] \\ &= 68,9 \mu A \end{aligned}$$

$$I_{ave} = \frac{76,1 + 68,9}{2} = 72,5 \mu A$$

$$\begin{aligned}t_{PHL} &= \frac{C \left(V_{DD} - \frac{V_{DD}}{2} \right)}{I_{ave}} \\ &= \frac{20 \times 10^{-19} (1,8 - 0,9)}{72,5 \times 10^{-6}} \\ &= 0,25 \text{ ns}\end{aligned}$$

Cascade Dynamic CMOS:



$$y_1 = \bar{A} \quad \text{and} \quad y_2 = A$$

at $\phi = 0$ "Precharge condition":

$Q_p \rightarrow \text{ON}$

$Q_{e1} \rightarrow \text{off}$

$$V_{y_1} = V_{DD} \quad \text{and} \quad V_{y_2} = V_{DD}$$

at $\phi = 1$ "Evaluation condition":

$Q_p \rightarrow \text{off}$

$Q_{e1} \rightarrow \text{ON}$

$y_1 = \text{high}$

∴ If $V_{y1} < V_{tn}$ ∴ $Q_B \rightarrow \text{off}$


∴ $V_{y2} = 0$

In cascade dynamic CMOS during evaluation Q_B has to be stay ON If $V_{y1} > V_{t2}$ Q_2 ON

If $V_{y1} < V_{t2}$ Q_2 off

So we need to use buffer inverter at the output.

Domino CMOS (dynamic)



⊙ During precharge:

$$\phi = 0$$

$$\bar{x} = V_{DD}$$

∴ output = 0

"good logic 0"

⊙ During evaluation:

$$X = \text{high} \longrightarrow \bar{x} = 0$$

∴ output = VDD

"good Logic 1"

Example:

Implement $Y = (A+B)C$ using two stages cascaded domino

