

entity FourBitAdder

```

a, b : in STD_LOGIC_VECTOR (3 downto 0);
cin : in std_logic;
S : out STD_LOGIC_VECTOR (3 downto 0);
cout : out std_logic;
    
```

entity BCD-Adder is  
port

```

a, b → in → std logic vector (3 → 0) ✓
cin → in std logic
S → out std logic vector (3 → 0)
cout → out std logic
    
```

architecture struc BCDAdder is

component FourBitAdder

```

a, b → in vector ✓
cin → in
S → out vector
cout → out
    
```

signal cout1 : std logic ✓

signal cout2 : std logic

signal Z : std logic vector (3 → 0)

signal BCDin2 : std logic vector (3 → 0)

begin

FB1: FourBitAdder port map (a, b, cin, Z, cout1);

cout2 <= cout1 or (Z(3) and Z(2)) or (Z(3) or Z(1));

BCDin2(0) <= '0'

BCDin2(1) <= cout2

BCDin2(2) <= cout2

BCDin2(3) <= '0'

FB2: FourBitAdder port map (Z, BCDin2, '0', S, open);

cout <= cout2;

end arch;




FIGURE 4.14 Block diagram of a BCD adder

Tricks

① Diagram

out signal cannot be inputs

create signal  
output <= signal

open  
ignore an output

101  
No input