

Chapter 4

Fundamental of Computer Logic n PLC

- 4.1 Introduction.
- 4.2 Gates and their input-output functions.
- 4.3 Basic theorems of Boolean Algebra.
- 4.4 Duality theorem :
- 4.5 Demorgan's theorem :
- 4.6 Implementation of Boolean equations using RLL circuit and electronic solid state logic gates
- 4.7 Logic network design
- 4.8 Combination and sequential logic networks

4.1 Introduction on Computer Logic

- James Bool, an Irish mathematician, developed Boolean algebra in the 1800's. It was found to be useful technique to design digital and logic circuits in logic control and computer logic circuits.
- The engineer or technicians can use this method to model very complicated logic control problem using a single equation. Furthermore, this equation can be simplified using different techniques, e.g. Karnaugh Maps, to optimize the production of the circuit.
- Relay ladder logic can be very easily developed for some Boolean equation. The simplification of the Boolean equation will save the PLC memory during the RLL development.


4.2 Computer Logic Gates

- The logic gate AND

For example, A and B often written $A.B = \text{Boolean equation}$. The truth table, *IEEE* graphic symbol and Relay Ladder Logic (*RLL*) circuit are given as follows:

Truth table of AND gate

A	B	A.B
0	0	0
0	1	0
1	0	0
1	1	1




IEEE symbol of AND gate




RLL for AND gate

Product of A.B is true when both A and B true, otherwise any combination the results are false. The RLL circuit and *IEEE* symbol for AND gate with 3 inputs are given as follows:



RLL AND gate with 3 inputs.




IEEE symbol of AND gate for 3 input


4.2 Computer Logic Gates

- The logic gate OR

The logic variable A or with logic variable B is written as $A+B$. The results of this equation are true when either A or B or both true, $A+B$ is true. The *IEEE* symbol, circuit, and truth table for OR gate are given as below:



RLL for OR gate



IEEE symbol OR gate



Truth table for OR logic gate

A	B	A+B
0	0	0
0	1	1
1	0	1
1	1	1

4.2 Computer Logic Gates

- **The logic gate NOT**

It is logic complement of a logic variable, notation \bar{A} . The *IEEE* symbol, *RLL* symbol, and truth table for NOT logic gate are shown below:



IEEE graphic symbol for NOT logic gate

Truth table for NOT logic gate


A	NOT (A)
1	0
0	1

4.2 Computer Logic Gates


These three logic gates, AND, OR and NOT, can be combined to form other logic devices, e.g. NAND which is a combination of NOT and AND gates. Also, NOR, EOR (exclusive OR gate).

- The logic gate NAND


The *IEEE* graphic symbol and truth table are given as follows:



AND and NOT gates used to form NAND



IEEE symbol of NAND gate



RLL circuit for NAND logic gate.

Truth table of NAND gate


A	B	$\overline{A.B}$
0	0	1
0	1	1
1	0	1
1	1	0

4.2 Computer Logic Gates


These three logic gates, AND, OR and NOT, can be combined to form other logic devices, e.g. NAND which is a combination of NOT and AND gates. Also, NOR, EOR (exclusive OR gate).

- **The logic gate NOR**

The IEEE graphic symbol and truth table are given as follows:



OR and NOT gates used to form NAND



IEEE symbol of NOR gate

Truth table of NOR logic gate

A	B	$\overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0


4.2 Computer Logic Gates

- **The logic gate exclusive OR (EOR)**

The IEEE graphic symbol and truth table are given as follows:

Truth table for EOR logic gate

A	B	$A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0



4.3 Basic theorems of Boolean Algebra

Table 4.1 Boolean Algebra Theorems

Boolean Law	OR gate	AND gate
1. Commutative Law	$A+B=B+A$	$A.B=B.A$
2. Associative Law	$A+B+C=A+(B+C)$ $= (A+B)+C$	$A.B.C=(A.B).C$ $= A.(B.C)$
3. Distribution	$A+(B.C)=(A+B).(A+C)$	$A.(B+C)=A.B+A.C$
4. Absorptive	$A+(A.B)=A$	$A.(A+B)=A$
5. Identities	$A+0=A$ $A+1=1$ $A+A=A$ $A+\bar{A}=1$	$A.0=0$ $A.1=A$ $A.A=A$ $A.\bar{A}=0$ $(\bar{\bar{A}})=A$

4.4 Duality theorem :

Dual identity is produced when logic 0 is replaced by logic 1 and logic 1 is replaced by logic 0. Furthermore, the identity “OR” changed to “AND”, while the identity “AND” changed to “OR”.

Example 1: Produce the dual function for the following identities:

$A.1=A$	dual function will be \implies	$A+0=A$
$A.A=A$	dual function will be \implies	$A+A=A$
$A.0=0$	dual function will be \implies	$A+1=1$
$A.\bar{A}=0$	dual function will be \implies	$A+\bar{A}=1$

Example 2: Prof the absorptive identity?

$$A+A.B=A.1+A.B=A.(1+B)=A.1=A$$

$$A.(A+B)=A.A+A.B=A+A.B=A.1+A.B=A.(1+B)=A.1=A$$

4.5 Demorgan's theorem :

$$\overline{A+B+C+\dots+N} = \bar{A}.\bar{B}.\bar{C}.\dots.\bar{N}$$

$$\overline{A.B.C.\dots.N} = \bar{A}+\bar{B}+\bar{C}+\dots+\bar{N}$$

4.6 Implementation of Boolean equations using RLL and Electronic solid state logic gates

Example 3: Draw the RLL circuit, logic network and produce the truth table for the following Boolean equation:

$$F = A.B + \bar{B}.C$$

Solution : as shown in Fig. 4.1 and Table 4.2.





Fig. 4.1 RLL AND IEEE gate network for example 3.

4.6 Implementation of Boolean equations using RLL and Electronic solid state logic gates




Table 4.2 Truth table for example 3.

A	B	C	A.B	\bar{B}	$\bar{B}.C$	$A.B + \bar{B}.C$
0	0	0	0	1	0	0
0	0	1	0	1	1	1
0	1	0	0	0	0	0
0	1	1	0	0	0	0
1	0	0	0	1	0	0
1	0	1	0	1	1	1
1	1	0	1	0	0	1
1	1	1	1	0	0	1

4.6 Implementation of Boolean equations using RLL and Electronic solid state logic gates

Example: Determine X ?

given

$$X = \overline{(A + B \cdot C)} + A \cdot (B + \bar{C})$$

assuming A=1, B=0, C=1

$$X = \overline{(1 + 0 \cdot 1)} + 1 \cdot (0 + \bar{1})$$

$$X = \overline{(1 + 0)} + 1 \cdot (0 + 0)$$

$$X = \overline{(1)} + 1 \cdot (0)$$

$$X = 0 + 0$$

$$X = 0$$

Example: Simplify;

$$X = \overline{(A + B \cdot C)} + A \cdot (B + \bar{C})$$

$$X = \overline{(A)} + \overline{(B \cdot C)} + A \cdot (B + \bar{C})$$

$$X = \bar{A} \cdot \overline{(B \cdot C)} + A \cdot (B + \bar{C})$$

$$X = \bar{A} \cdot (\bar{B} + \bar{C}) + A \cdot (B + \bar{C})$$

$$X = \bar{A} \cdot \bar{B} + \bar{A} \cdot \bar{C} + A \cdot B + A \cdot \bar{C}$$

$$X = \bar{A} \cdot \bar{B} + (\bar{A} \cdot \bar{C} + A \cdot \bar{C}) + A \cdot B$$

$$X = \bar{A} \cdot \bar{B} + \bar{C} \cdot (\bar{A} + A) + A \cdot B$$

$$X = \bar{A} \cdot \bar{B} + \bar{C} + A \cdot B$$

The higher priority operators are put in parentheses

DeMorgan's theorem is applied

DeMorgan's theorem is applied again

The equation is expanded

Terms with common terms are collected, here it is only NOT C

The redundant term is eliminated

A Boolean axiom is applied to simplify the equation further

4.6 Implementation of Boolean equations using RLL and Electronic solid state logic gates

Example 4: Simplify the following Boolean functions to minimum number of literals?
(note; A.B ; A or B called literals)

Solution:

a) $X + \bar{X}.Y = (X + \bar{X}).(X + Y) = 1.(X + Y) = X + Y$

b) $X.(\bar{X} + Y) = X.\bar{X} + X.Y = 0 + X.Y = X.Y$

c) $\bar{X}\bar{Y}.Z + \bar{X}.Y.Z + X\bar{Y} = \bar{X}.Z.(Y + \bar{Y}) + X.\bar{Y} = \bar{X}.Z + X.\bar{Y}$

d) $X.Y + \bar{X}.Z + Y.Z = X.Y + \bar{X}.Z + Y.Z.(X + \bar{X})$

$= X.Y + \bar{X}.Z + X.Y.Z + \bar{X}.Y.Z = X.Y.(1 + Z) + \bar{X}.Z.(1 + Y) = X.Y + \bar{X}.Z$

4.6 Implementation of Boolean equations using RLL and Electronic solid state logic gates

Example 5: Consider a heater oven with two bays can heat one ingot in each bay. When the heater is on it provides enough heat for two ingots. But, if only one ingot is present the oven may become too hot, so a fan is used to cool the oven when it passes a set temperature.

The control problem described as when the temperature of the oven is too high (greater than or equal to as set value) and there is an ingot in only one bay then turn on the fan.

Solution : Assume


B1= logic sensor indicating ingot exists in bay1,
B2= logic sensor indicating ingot exists in bay 2,
F= actuator of the fan,
T= temperature overheat sensor.

4.6 Implementation of Boolean equations using RLL and Electronic solid state logic gates


$$F = T \cdot (B_1 \oplus B_2)$$

$$F = T \cdot (B_1 \cdot \overline{B_2} + \overline{B_1} \cdot B_2) \quad (2)$$

$$F = B_1 \cdot \overline{B_2} \cdot T + \overline{B_1} \cdot B_2 \cdot T \quad (3)$$



Ladder Logic for Equation (3):




4.6 Implementation of Boolean equations using RLL and Electronic solid state logic gates

Example 6: given the following Boolean equation , sketch logic network and RLL

$$A = \bar{B} \cdot \overline{(C \cdot (\bar{D} + E + \bar{C})) + \bar{F} \cdot C}$$

The circuit is given below, and equivalent ladder logic is shown.



4.6 Logic network design

For a given logic control sequence or truth table, It is possible to produce the Boolean Algebra expression using the following steps:

1. Construct a truth table for the design input/output relationship if not given.
2. For each true statement in an output, form the logic product (AND) of the inputs.
3. For each output have true statements, form the logic Sum (OR) of the logic product produced in step 2.

4.6 Logic network design

Example 7: For exclusive OR logic operation (EOR), the output of the network is false only when the inputs are of the same logic level. Otherwise the outputs are true. Develop the combination network of an exclusive OR circuit? Draw network?

Step 1: Truth table development:

A	B	X
0	0	0
0	1	1
1	0	1
1	1	0

Step 2: There are two true outputs. Forming logic product using


$$A = 1 \implies \bar{A} = 0$$

$$B = 1 \implies \bar{B} = 0$$


$$\bar{A}.B, A.\bar{B} \implies X = 1$$

Step 3: The logic Sum (OR) of the logical product given in step 2 is:

$$X = (\bar{A}.B) + (A.\bar{B})$$




IEEE Symbol for EOR



4.6 Combination and Sequential Networks

Combination logic network is a combination of logic operation without consideration of the time required. When time or history is required by the logic function, sequential logic network is used and passes a memory. Three types of logic networks are available :

- a) Bi-stable logic network: This has two stable states and known as set/reset or R/S or flip-flop element. Such examples for this network are R/S and J-K flip-flop.
- b) Mon-stable logic network: It is one stable state and it can be momentarily take-up the other states for a defined period of time, refer the input/output mono-stable signals. This type of signals most common in PLC and computer networks.



- c) Unstable logic network: It has no stable state and used as oscillation.

4.6 Combination and Sequential Networks

1) Bi-stable logic network (memory elements)

- R-S flip-flop

The R-S flip-flop network is a sequential logic network consist of two NOR logic gates as illustrated in Fig. 4.2:





Fig. 4.2 R-S Flip-flop IEEE network

- J-K Flip-flop


The J-K flip-flop is a small modification on R-S flip-flop, where more gates added to R-S flip-flop. The sequential logic network for J-K flip-flop is given as follows:



The Truth table for J-K flip-flop

Input		Output	
J	K	Q_{n+1}	\overline{Q}_{n+1}
0	0	Q_n	\overline{Q}_n
0	1	0	1
1	0	1	0
1	1	\overline{Q}_n	Q_n

IEEE symbol for J-K flip-flop



For $J=0$ and $K=1$ and initial state $\overline{Q}=0, Q=1$

At gate A: $0 \cdot \overline{Q} \Rightarrow C$

At gate B: $1 \cdot Q = Q \Rightarrow D$

At gate C: $0 \cdot 1 = 0 \Rightarrow E$

At gate D: $Q \cdot 1 = Q \Rightarrow F$

At gate E: $0 + Q = \overline{Q} \Rightarrow F$

At gate F: $\overline{Q} + \overline{Q} = 0 \Rightarrow E$

At gate E: $0 + 0 = 1 \Rightarrow \overline{Q}$

At gate F: $1 + Q = 0 \Rightarrow Q$


This illustrates prove of the truth table for $J=0$ and $K=1$.

*As Home work repeat these procedure for $J=1$ and $K=0$ for given initial states.

- Ripple counter

Ripple counter, asynchronous binary counter, is another example for sequential logic network. The network for ripple counter can be developed using multiple J-K flip-flops as shown below:


Ripple counter using 4 J-K flip-flops shown in Fig. 4.3.



By setting $K = J = \text{Set} = \text{Clear} = \text{logic } 1$.

PROBLEMS

- 4-1) What is the truth table for the network given as follows:



- 4-2) Develop Boolean expression from the following truth table, simplify it and give for minimum literals?

Input 1 A	Input 2 B	Output X
0	0	1
0	1	0
1	0	1
1	1	1

- 4-3) Develop Boolean expression for the following truth tables? Draw single logic network for the developed Boolean expressions?

Output X	Input 1 Y	Input 2 Z
0	0	0
0	0	1
1	1	0
1	1	1

4-7) Simplify the following Boolean equations:

a) $A(B+AB)$

b) $\overline{A(B+AB)}$

c) $\overline{\overline{A}(B+AB)}$

d) $\overline{\overline{A}(B+AB)}$

e) $(A+B) \cdot (A+\overline{B})$

f) $ABCD + \overline{A}BCD + ABC\overline{D} + ABC\overline{\overline{D}}$

g) $((A\overline{B}) + (\overline{B} + A)) \cdot C + (\overline{B} \cdot C + B \cdot C)$

h) $A\overline{B} \cdot C + \overline{(C+B)}$

i) $A(\overline{A+A \cdot B})$


(ans: a) AB b) $\overline{A+B}$ c) \overline{AB} d) $A+B$ e) 0 f) $B(CD+A\overline{D})$ g) C h) $\overline{B}(AC+\overline{C})$ I) A)

4-8) For the given Boolean equations in problem (4-7) a, b and c; draw the unsimplified and simplified logic networks?

4-9) Simplify the following Boolean equation and write the corresponding RLL:

$$Y = \overline{\overline{AB\bar{C}D} + \overline{AB\bar{C}\bar{D}} + \overline{A\bar{B}CD} + \overline{A\bar{B}C\bar{D}}} + D$$

ans: $Y = A\bar{B}\bar{C}\bar{D}$



4-10) For the following Boolean equation:

$$X = A + B(A + C\bar{B} + D\bar{A}C) + ABCD$$

- Write out the *RLL* of unsimplified equation.
- Simplify the equation.
- Write out the *RLL* for the simplified equation.
(ans: b: $A + DCB$)